JPH0316647B2 - - Google Patents

Info

Publication number
JPH0316647B2
JPH0316647B2 JP59080430A JP8043084A JPH0316647B2 JP H0316647 B2 JPH0316647 B2 JP H0316647B2 JP 59080430 A JP59080430 A JP 59080430A JP 8043084 A JP8043084 A JP 8043084A JP H0316647 B2 JPH0316647 B2 JP H0316647B2
Authority
JP
Japan
Prior art keywords
cpu
pulse
automatic reset
circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59080430A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60222914A (ja
Inventor
Mutsuo Yoshimatsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59080430A priority Critical patent/JPS60222914A/ja
Publication of JPS60222914A publication Critical patent/JPS60222914A/ja
Publication of JPH0316647B2 publication Critical patent/JPH0316647B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Safety Devices In Control Systems (AREA)
JP59080430A 1984-04-20 1984-04-20 自動リセツト回路内蔵制御装置 Granted JPS60222914A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59080430A JPS60222914A (ja) 1984-04-20 1984-04-20 自動リセツト回路内蔵制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59080430A JPS60222914A (ja) 1984-04-20 1984-04-20 自動リセツト回路内蔵制御装置

Publications (2)

Publication Number Publication Date
JPS60222914A JPS60222914A (ja) 1985-11-07
JPH0316647B2 true JPH0316647B2 (en]) 1991-03-06

Family

ID=13718051

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59080430A Granted JPS60222914A (ja) 1984-04-20 1984-04-20 自動リセツト回路内蔵制御装置

Country Status (1)

Country Link
JP (1) JPS60222914A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2550678B2 (ja) * 1988-09-07 1996-11-06 三菱電機株式会社 人工衛星搭載制御機器の誤動作防止装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54162940A (en) * 1978-06-14 1979-12-25 Mitsubishi Electric Corp Computer supervisory device

Also Published As

Publication number Publication date
JPS60222914A (ja) 1985-11-07

Similar Documents

Publication Publication Date Title
JPH0351002B2 (en])
KR100327855B1 (ko) 시스템리셋방법
KR20010040640A (ko) 피드백 기능을 갖춘 리셋-아웃 회로
JPH0316647B2 (en])
JPS59200357A (ja) ウオツチドツグタイマ回路
US3836859A (en) Control circuit for preventing the response of a programmed controller to simultaneously generated control signals
KR0155045B1 (ko) 무인경비시스템의 워치독 타이머 구현 방법
JP3035937B2 (ja) 多機能電話機
JPS6213153Y2 (en])
JP2871186B2 (ja) マイクロコンピュータ
JPH09212201A (ja) 生産設備用制御回路
JPH02310734A (ja) マイクロコンピュータ
KR970008509B1 (ko) 마이크로 프로세서를 리세트하는 장치
JPS60124734A (ja) Ｃｐｕに対する割込み処理装置
JPH03256108A (ja) デジタルシステムのリセット回路
JPS6117475Y2 (en])
JPS6029856A (ja) マルチプロセツサ・システムにおけるロ−カルメモリのアクセス制御方式
JP2501666Y2 (ja) ユニット２重化装置
SU1487037A1 (ru) Устройство управления прерыванием программы
JPH0414699A (ja) Ｅｅｐｒｏｍ不活性化防止装置
JP2006163597A (ja) Ｗａｉｔ信号解除回路
JPS62137643A (ja) マイクロプロセサ動作バツクアツプ回路
JPS62172440A (ja) ウオツチドツグ・タイマ回路
JPH0418321B2 (en])
JPH039487B2 (en])